A Proposed Architecture of an Embedded Processor Based TPM for SoC Subsystem
- Syed Manzoor Qasim

Abstract
Smart mobile devices have gained popularity worldwide and facilitated interactions among people around the world. The demand for reliable and efficient system-on-chip (SoC) architectures has increased in response to the increased use of these devices. The southbridge subsystem is an important module that plays a major role in coordinating the essential activities of SoCs. It monitors and regulates input/output (IO) activities in low-bandwidth systems. Additionally, it provides access to non-volatile basic input/output system (BIOS) memory. The storage of essential data related to the system settings requires this memory. In this paper, we present the architecture of a trusted platform module (TPM) using an embedded processor for the SoC southbridge subsystem.