AUTHOREA
Log in Sign Up Browse Preprints

February 14, 2025
A sub-5 ps jitter Time-to-Digital Converter ASIC with Back-Gate Delay Tuning in 22 nm...
Adam Quinn, Si Xie, Artur Apreysan, et al.